

## 100-MHz LOW-NOISE HIGH-SPEED AMPLIFIERS

#### **FEATURES**

- Ultralow 1.6 nV/√Hz Voltage Noise
- High Speed:
  - 100-MHz Bandwidth [G = 2 (-1), -3 dB]
  - 100-V/us Slew Rate
- Very Low Distortion
  - THD = -72 dBc (f = 1 MHz,  $R_1$  = 150 Ω)
  - THD = -90 dBc (f = 1 MHz,  $R_L = 1 k\Omega$ )
- Low 0.5-mV (Typ) Input Offset Voltage
- 90-mA Output Current Drive (Typical)
- ±5 V to ±15 V Typical Operation
- Available in Standard SOIC, MSOP PowerPAD™, JG, or FK Package
- Evaluation Module Available


#### **DESCRIPTION**

The THS4031 and THS4032 are ultralow-voltage noise, high-speed voltage feedback amplifiers that are ideal for applications requiring low voltage noise, including communications and imaging. The single amplifier THS4031 and the dual amplifier THS4032 offer very good ac performance with 100-MHz bandwidth ( $\ddot{G}$  = 2), 100-V/ $\mu$ s slew rate, and 60-ns settling time (0.1%). The THS4031 and THS4032 are unity gain stable with 275-MHz bandwidth. These amplifiers have a high drive capability of 90 mA and draw only 8.5-mA supply current per channel. With -90 dBc of total harmonic distortion (THD) at f = 1MHz and a very low noise of 1.6 nV/ $\sqrt{\text{Hz}}$ , the THS4031 and THS4032 are ideally suited for applications requiring low distortion and low noise such as buffering analog-to-digital converters.

#### **RELATED DEVICES**


DEVICE	DESCRIPTION
THS4051/2	70-MHz High-Speed Amplifiers
THS4081/2	175-MHz Low Power High-Speed Amplifiers

#### THS4031 D, DGN, AND JG PACKAGE (TOP VIEW)



NC - No internal connection


#### THS4032 D AND DGN PACKAGE (TOP VIEW)





Cross-Section View Showing PowerPAD™ Option (DGN)

#### THS4031 FK PACKAGE (TOP VIEW)



₩.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **VOLTAGE NOISE AND CURRENT NOISE**




#### **AVAILABLE OPTIONS**(1)

TA	NUMBER OF	PLASTIC	PLASTIC MSOP	( <sup>(2)</sup> (DGN) <sup>(3)</sup>	CERAMIC DIP	CHIP CARRIER	EVALUATION
	CHANNELS	SMALL OUTLINE <sup>(2)</sup> (D)	DEVICE	SYMBOL (JG)		(FK)	MODULE
0°C to 70°C	1	THS4031CD	THS4031CDGN	TIACM	_	_	THS4031EVM
0.010.70.0	2	THS4032CD	THS4032CDGN	TIABD	_	_	THS4032EVM
40°C to 05°C	1	THS4031ID	THS4031IDGN	TIACN	_	_	_
–40°C to 85°C	2	THS4032ID	THS4032IDGN	TIABG	_	_	_
-55°C to 125°C	1	_	_	_	THS4031MJG	THS4031MFK	_

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) The D and DGN packages are available taped and reeled. Add an R suffix to the device type (that is, THS4031CDGNR).
- (3) The PowerPAD™ on the underside of the DGN package is electrically isolated from all other pins and active circuitry. Connection to the PCB ground plane is recommended, although not required, as this copper plane is typically the largest copper plane on the PCB.



#### **FUNCTIONAL BLOCK DIAGRAMS**






Figure 1. THS4031 - Single Channel

Figure 2. THS4032 - Dual Channel

#### ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

			VALUE	UNIT
V <sub>CC</sub>	Supply voltage, V <sub>CC+</sub>	to V <sub>CC</sub> -	33	V
VI	Input voltage		±V <sub>CC</sub>	
Io	Output current		150	mA
V <sub>IO</sub>	Differential input volta	age	±4	V
	Continuous total pow	See Dissipation Ratin	gs Table	
	Operating free-air temperature	C-suffix	0 to 70	
T <sub>A</sub>		I-suffix	-40 to 85	°C
		M-suffix	-55 to 125	
TJ	Maximum junction te	mperature, (any condition)	150	°C
	Maximum junction te	mperature, continuous operation, long term reliability <sup>(2)</sup>	130	°C
T <sub>stg</sub>	Storage temperature		-65 to 150	°C
	Lead temperature 1,6	6 mm (1/16 inch) from case for 10 seconds	300	°C
	Lead temperature 1,6	6 mm (1/16 inch) from case for 60 seconds, JG package	300	°C
	Case temperature for	r 60 seconds, FK package	260	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS TABLE**

PACKAGE	θ <sub>JA</sub> (°C/W)	<sup>θ</sup> Jc (°C/W)	T <sub>A</sub> = 25°C, POWER RATING
D	167 <sup>(1)</sup>	38.3	629 mW, $T_J = 130$ °C, continuous
DGN <sup>(2)</sup>	58.4	4.7	1.8 W, T <sub>J</sub> = 130°C, continuous
JG	119	28	1050 mW, T <sub>J</sub> = 150°C, continuous
FK	87.7	20	1375 mW, T <sub>J</sub> = 150°C, continuous

<sup>(1)</sup> This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed High-K test PCB, the  $\theta_{JA}$  is 95°C/W with a power rating at  $T_A = 25$ °C of 1.32 W.

<sup>(2)</sup> The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device. Does not apply to the JG package or FK package.

<sup>(2)</sup> This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3-in. × 3-in. PC. For further information, refer to Application Information section of this data sheet.



#### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM MAX	UNIT
V1V	Supply voltage	Dual supply	±4.5	±16	\/
v <sub>CC+</sub> and v <sub>CC-</sub>		Single supply	9	32	V
	Operating free-air temperature	C-suffix	0	70	
T <sub>A</sub>		I-suffix	-40	85	°C
		M-suffix	-55	125	

#### **ELECTRICAL CHARACTERISTICS**

At  $T_A$  = 25°C,  $V_{CC}$  = ±15 V, and  $R_L$  = 150  $\Omega$  (unless otherwise noted).

	DADAMETED		TEST CONDITIONS <sup>(1)</sup>			THS403xC, THS403xI			LINUT	
PARAMETER			TEST CONDITIONS			MIN	TYP	MAX	UNIT	
DYNA	MIC PERFORMANCE		ı							
	Concil signal bandwidt	h / 2 dD)	V <sub>CC</sub> = ±15 V		Coin 1 or 2		100		NAL I-	
	Small-signal bandwidt	n (-3 aB)	$V_{CC} = \pm 5 \text{ V}$		Gain = -1 or 2		90		MHz	
BW	Bandwidth for 0.1-dB	flatacas	V <sub>CC</sub> = ±15 V		Gain = -1 or 2		50		MHz	
DVV	bandwidth for 0.1-db	namess	$V_{CC} = \pm 5 \text{ V}$		Gain = -1 01 2		45		IVI□Z	
	Full power bandwidth	(2)	V <sub>O(pp)</sub> = 20 V,	V <sub>CC</sub> = ±15 V	$R_1 = 1 k\Omega$		2.3		MHz	
	Full power bandwidth	. ,	$V_{O(pp)} = 5 V$ ,	$V_{CC} = \pm 5 \text{ V}$	$K_{\Gamma} = 1 K77$		7.2		IVITIZ	
SR	Slew rate (3)		$V_{CC} = \pm 15 \text{ V},$	20-V step	- Gain = −1		100		\//c	
SK	Siew rate (9)		$V_{CC} = \pm 5 V$ ,	5-V step	- Gain = −1		80		V/μs	
	Settling time to 0.1%		$V_{CC} = \pm 15 \text{ V},$	5-V step	Gain = -1		60		no	
			$V_{CC} = \pm 5 V$ ,	2.5-V step	Gairi = -1		45		ns	
t <sub>S</sub>	Settling time to 0.01%		$V_{CC} = \pm 15 \text{ V},$	5-V step	Gain = –1		90		no	
			$V_{CC} = \pm 5 \text{ V},$	2.5-V step	Gain = -1		80		ns	
NOISE	DISTORTION PERFOR	RMANCE								
		THS4031	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	$V_{O(pp)} = 2 V$ , Gain = 2	$R_L = 150 \Omega$		-81			
THD	Total harmonic				$R_L = 1 k\Omega$		-96		dBc	
טווו	distortion	THS4032	f = 1 MHz		$R_L = 150 \Omega$		-72			
		11134032			$R_L = 1 k\Omega$		-90			
$V_n$	Input voltage noise		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f > 10 kHz			1.6		nA/√ <del>Hz</del>	
In	Input current noise		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f > 10 kHz			1.2		pA/√Hz	
	Differential gain error				V <sub>CC</sub> = ±15 V	0	.015%			
	Dinerential gain entit		Gain = 2,	NTSC and PAL,	$V_{CC} = \pm 5 \text{ V}$		0.02%			
	Differential phase arra		40 IRE modulation,	±100 IRE ramp	$V_{CC} = \pm 15 \text{ V}$		0.025		0	
	Differential phase erro	л 			$V_{CC} = \pm 5 \text{ V}$		0.03		-	
	Channel-to-channel cr (THS4032 only)	rosstalk	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 1 MHz			-61		dBc	

Full range = 0°C to 70°C for THS403xC and -40°C to 85°C for THS403xI suffix.

 <sup>(2)</sup> Full power bandwidth = slew rate / [√2 πV<sub>OC(Peak)</sub>].
 (3) Slew rate is measured from an output level range of 25% to 75%.



At  $T_{A}$  = 25°C,  $V_{CC}$  = ±15 V, and  $R_{L}$  = 150  $\Omega$  (unless otherwise noted).

	DADAMETED	TEST CONDITIONS <sup>(1)</sup>		THS403xC, THS403xI			UNIT	
	PARAMETER	TEST CONDITIONS(1)			TYP	MAX	UNII	
DC PE	RFORMANCE							
		V 45 V B 410 V 40 V	T <sub>A</sub> = 25°C	93	98			
		$V_{CC} = \pm 15 \text{ V}, R_L = 1 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	T <sub>A</sub> = full range	92			-ID	
	Open loop gain	V 5V B 410 V 05 V	T <sub>A</sub> = 25°C	90	95		dB	
		$V_{CC} = \pm 5 \text{ V}, R_L = 1 \text{ k}\Omega, V_O = \pm 2.5 \text{ V}$	T <sub>A</sub> = full range	89				
			T <sub>A</sub> = 25°C		0.5	2		
Vos	Input offset voltage	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range			3	mV	
			T <sub>A</sub> = 25°C		3	6		
I <sub>IB</sub>	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range			8	μΑ	
			T <sub>A</sub> = 25°C		30	250		
los	Input offset current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range			400	nA	
	Offset voltage drift	V <sub>CC</sub> = ±5 V or ±15 V	T <sub>A</sub> = full range		2		μV/°C	
	Input offset current drift	V <sub>CC</sub> = ±5 V or ±15 V	T <sub>A</sub> = full range		0.2		nA/°C	
INPUT	CHARACTERISTICS							
	Common-mode input voltage	V <sub>CC</sub> = ±15 V		±13.5	±14.0			
$V_{ICR}$	range	V <sub>CC</sub> = ±5 V		±3.8	±4.0		V	
	Common-mode rejection ratio		T <sub>A</sub> = 25°C	85	95			
		$V_{CC} = \pm 15 \text{ V}, V_{ICR} = \pm 12 \text{ V}$	T <sub>A</sub> = full range	80				
CMRR			T <sub>A</sub> = 25°C	90	100		dB	
		$V_{CC} = \pm 5 \text{ V}, V_{ICR} = \pm 2.5 \text{ V}$	T <sub>A</sub> = full range	85				
r <sub>i</sub>	Input resistance		Α		2		ΜΩ	
C <sub>i</sub>	Input capacitance				1.5		pF	
	JT CHARACTERISTICS							
		V <sub>CC</sub> = ±15 V		±13	±13.6			
		$V_{CC} = \pm 5 \text{ V}$	$R_L = 1 k\Omega$	±3.4	±3.8			
$V_{O}$	Output voltage swing	$V_{CC} = \pm 15 \text{ V}$	R <sub>L</sub> = 150 Ω	±12	±12.9		V	
		V <sub>CC</sub> = ±5 V	R <sub>L</sub> = 250 Ω	±3	±3.5			
		V <sub>CC</sub> = ±15 V		60	90			
lo	Output current <sup>(4)</sup>	$V_{CC} = \pm 5 \text{ V}$	$R_L = 20 \Omega$	50	70		mA	
I <sub>SC</sub>	Short-circuit current <sup>(4)</sup>	V <sub>CC</sub> = ±15 V			150		mA	
R <sub>O</sub>	Output resistance	Open loop			13		Ω	
	R SUPPLY	орол юор						
. 0112		Dual supply		±4.5		±16.5		
$V_{CC}$	Supply voltage operating range	Single supply	9		33	V		
		Cirigio Suppry	T <sub>A</sub> = 25°C	9	8.5	10		
		$V_{CC} = \pm 15 \text{ V}$	$T_A = 25 \text{ C}$ $T_A = \text{full range}$		0.0	11		
$I_{CC}$	Supply current (each amplifier)		$T_A = 100 \text{ range}$ $T_A = 25^{\circ}\text{C}$		7.5	9	mA	
		$V_{CC} = \pm 5 \text{ V}$			1.3	10.5		
			T <sub>A</sub> = full range	05	05	10.5		
PSRR	Power-supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25$ °C $T_A = \text{full range}$	85	95		dB	

<sup>(4)</sup> Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the Absolute Maximum Ratings table in this data sheet for more information.



#### **ELECTRICAL CHARACTERISTICS**

At  $T_A$  = full range,  $V_{CC}$  = ±15 V, and  $R_L$  = 1  $k\Omega$  (unless otherwise noted).

	PARAMETER	TEG	ST CONDITIONS(1	)	THS403	xC, THS	403xI	UNIT	
	PARAMETER TEST CONDITIONS <sup>(1)</sup>			,	MIN	TYP	MAX	UNIT	
DYNA	MIC PERFORMANCE						,		
	Unity gain bandwidth	$V_{CC} = \pm 15 \text{ V},$	Closed loop	$R_L = 1 k\Omega$	100 <sup>(2)</sup>	120		MHz	
	Coroll signal bandwidth ( 2 dD)	V <sub>CC</sub> = ±15 V		Coin 1 and		100		NAL I-	
	Small-signal bandwidth (–3 dB)	$V_{CC} = \pm 5 \text{ V}$		Gain = -1 or 2		90		MHz	
BW	Dan decide for 0.4 dD flaters	V <sub>CC</sub> = ±15 V		0-1- 40		50			
	Bandwidth for 0.1-dB flatness	$V_{CC} = \pm 5 \text{ V}$		Gain = -1 or 2		45		MHz	
	Full power bandwidth (3)	$V_{O(pp)} = 20 \text{ V},$	V <sub>CC</sub> = ±15 V	D 410		2.3		NAL I-	
	Full power bandwidth <sup>(3)</sup>	$V_{O(pp)} = 5 \text{ V},$	$V_{CC} = \pm 5 \text{ V}$	$R_L = 1 \text{ k}\Omega$		7.1		MHz	
SR	Slew rate	V <sub>CC</sub> = ±15 V		$R_L = 1 k\Omega$	80 <sup>(2)</sup>	100		V/μs	
	Cattling time to 0.40/	$V_{CC} = \pm 15 \text{ V},$	5-V step	Coin 4		60			
	Settling time to 0.1%	$V_{CC} = \pm 5 \text{ V},$	2.5-V step	Gain = -1		45		ns	
t <sub>S</sub>	Sattling time to 0.049/	$V_{CC} = \pm 15 \text{ V},$	5-V step	Coin 1		90			
	Settling time to 0.01%	$V_{CC} = \pm 5 \text{ V},$	2.5-V step	Gain = -1		80		ns	
NOISE	/DISTORTION PERFORMANCE						,		
TUD	Total harmonic distortion	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},  V_{O(pp)} = 2 \text{ V},$	R <sub>L</sub> = 150 Ω		-81		-ID -		
THD		f = 1  MHz,  Gain = 2,	$T_A = 25^{\circ}C$	$R_L = 1 k\Omega$		-96		dBc	
V <sub>n</sub>	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ $T_A = 25^{\circ}\text{C}$	f > 10 kHz	R <sub>L</sub> = 150 Ω		1.6		nA/√ <del>Hz</del>	
In	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ $T_A = 25^{\circ}\text{C}$	f > 10 kHz	R <sub>L</sub> = 150 Ω		1.2		pA/√Hz	
	Difference College's account			V <sub>CC</sub> = ±15 V	C	0.015%			
	Differential gain error	Gain = 2,	NTSC and PAL, tion, $\pm 100$ IRE ramp, $R_L = 150 \Omega$	$V_{CC} = \pm 5 \text{ V}$		0.02%			
	Differential above some	+ 40 IRE modulation, $T_A = 25^{\circ}C$		$V_{CC} = \pm 15 \text{ V}$		0.025		0	
	Differential phase error	, A		$V_{CC} = \pm 5 \text{ V}$		0.03			
DC PE	RFORMANCE						,		
		$V_{CC} = \pm 15 \text{ V}, R_L = 1 \text{ k}$	(O V = 110 V	T <sub>A</sub> = 25°C	93	98			
	Open lean gain	V <sub>CC</sub> = ±15 V, K <sub>L</sub> = 1 k	$\mathbf{x}_{2}, \mathbf{v}_{0} = \pm 10 \mathbf{v}$	T <sub>A</sub> = full range	92			dB	
	Open loop gain	$V_{CC} = \pm 5 \text{ V}, R_{L} = 1 \text{ kG}$	) V .2.5.V	T <sub>A</sub> = 25°C	92	95		uБ	
		$V_{CC} = \pm 5 \text{ V, } K_L = 1 \text{ K}$	$2, V_0 = \pm 2.5 V$	T <sub>A</sub> = full range	91				
V	Input offset voltage	V <sub>CC</sub> = ±5 V or ±15 V		T <sub>A</sub> = 25°C		0.5	2	mV	
Vos	Input offset voltage	v <sub>CC</sub> = ±3 v 0i ±13 v		T <sub>A</sub> = full range			3	IIIV	
	Input bing gurrant	\/ .F.\/ or .1F.\/		T <sub>A</sub> = 25°C		3	6		
I <sub>IB</sub>	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		T <sub>A</sub> = full range			8	μΑ	
1	Input offset current	\/ = +5 \/ or +45 \/		T <sub>A</sub> = 25°C		30	250	r.^	
los	Input offset current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		T <sub>A</sub> = full range			400	nA	
	Offset voltage drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		T <sub>A</sub> = full range		2		μV/°C	
	Input offset current drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		T <sub>A</sub> = full range		0.2		nA/°C	

<sup>(1)</sup> Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for THS403xC and  $-40^{\circ}$ C to  $85^{\circ}$ C for THS403xI suffix.

 <sup>(2)</sup> This parameter is not tested.
 (3) Full power bandwidth = slew rate / [√2 πV<sub>OC(Peak)</sub>].




At  $T_A$  = full range,  $V_{CC}$  = ±15 V, and  $R_L$  = 1  $k\Omega$  (unless otherwise noted).

	DADAMETER TEGT CONDITION(1)			THS403xC, THS403xI			
PARAMETER TEST CONDITIONS <sup>(1)</sup>			UN5 <sup>(1)</sup>	MIN	TYP	MAX	UNIT
INPUT	CHARACTERISTICS			- 11			
.,	Common-mode input voltage	V <sub>CC</sub> = ±15 V		±13.5	±14.3		V
$V_{ICR}$	range	$V_{CC} = \pm 5 \text{ V}$		±3.8	±4.3		V
		V .45 V V .42 V	T <sub>A</sub> = 25°C	85	95		
CMDD		$V_{CC} = \pm 15 \text{ V}, V_{ICR} = \pm 12 \text{ V}$	T <sub>A</sub> = full range	80			٦D
CIVIRR	Common-mode rejection ratio	V .5V V .25V	T <sub>A</sub> = 25°C	90	100		dB
		$V_{CC} = \pm 5 \text{ V}, V_{ICR} = \pm 2.5 \text{ V}$	T <sub>A</sub> = full range	85			
r <sub>i</sub>	Input resistance		<u> </u>		2		МΩ
Ci	Input capacitance				1.5		pF
OUTPL	IT CHARACTERISTICS						
	Output voltage swing	V <sub>CC</sub> = ±15 V	$R_L = 1 k\Omega$	±13	±13.6		V
.,		$V_{CC} = \pm 5 \text{ V}$	K <sup>r</sup> = 1 K22	±3.4	±3.8		
Vo		$V_{CC} = \pm 15 \text{ V}$	$R_L = 150 \Omega$	±12	±12.9		V
		$V_{CC} = \pm 5 \text{ V}$	$R_L = 250 \Omega$	±3	±3.5		
	Output current <sup>(4)</sup>	V <sub>CC</sub> = ±15 V	B - 20 0	60	90		mA
l <sub>O</sub>	Output current.	$V_{CC} = \pm 5 \text{ V}$	R <sub>L</sub> = 20 Ω	50	70		
I <sub>SC</sub>	Short-circuit current <sup>(4)</sup>	V <sub>CC</sub> = ±15 V			150		mA
Ro	Output resistance	Open loop			13		Ω
POWE	R SUPPLY					·	
V	Supply voltage operating range	Dual supply		±4.5		±16.5	V
V <sub>CC</sub>	Supply voltage operating range	Single supply		9		33	V
		V <sub>CC</sub> = ±15 V	T <sub>A</sub> = 25°C		8.5	10	
1	Supply current (each amplifier)	ACC = ±13 A	T <sub>A</sub> = full range			11	mA
I <sub>CC</sub>	Supply current (each amplifier)	$V_{CC} = \pm 5 \text{ V}$	$T_A = 25^{\circ}C$		7.5	9	
		ACC - EO A	T <sub>A</sub> = full range			10	
PSRR	Power supply rejection ratio	V+5 V or +15 V	T <sub>A</sub> = 25°C	85	95		dB
FOKK	Power-supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range	80			

<sup>(4)</sup> Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the Absolute Maximum Ratings table in this data sheet for more information.



#### PARAMETER MEASUREMENT INFORMATION






Figure 3. THS4032 Crosstalk Test Circuit




Figure 4. Step Response Test Circuit




Figure 5. Step Response Test Circuit




#### TYPICAL CHARACTERISTICS


#### **Table of Graphs**


		FIGURE
Input offset voltage distribution		6, 7
Input offset voltage	vs Free-air temperature	8
Input bias current	vs Free-air temperature	9
Output voltage swing	vs Supply voltage	10
Maximum output voltage swing	vs Free-air temperature	11
Maximum output current	vs Free-air temperature	12
Supply current	vs Free-air temperature	13
Common-mode input voltage	vs Supply voltage	14
Closed-loop output impedance	vs Frequency	15
Open-loop gain and phase response	vs Frequency	16
Power-supply rejection ratio	vs Frequency	17
Common-mode rejection ratio	vs Frequency	18
Crosstalk	vs Frequency	19
Harmonic distortion	vs Frequency	20, 21
Harmonic distortion	vs Peak-to-peak output voltage	22, 23
Slew rate	vs Free-air temperature	24
0.1% settling time	vs Output voltage step size	25
Small signal frequency response with varying feedback resistance	Gain = 1, $V_{CC} = \pm 15V$ , $R_{L} = 1k\Omega$	26
Frequency response with varying output voltage swing	Gain = 1, $V_{CC}$ = ±15V, $R_L$ = 1k $\Omega$	27
Small signal frequency response with varying feedback resistance	Gain = 1, $V_{CC} = \pm 15V$ , $R_L = 150k\Omega$	28
Frequency response with varying output voltage swing	Gain = 1, $V_{CC} = \pm 15V$ , $R_L = 150k\Omega$	29
Small signal frequency response with varying feedback resistance	Gain = 1, $V_{CC} = \pm 5V$ , $R_L = 1k\Omega$	30
Frequency response with varying output voltage swing	Gain = 1, $V_{CC} = \pm 5V$ , $R_L = 1k\Omega$	31
Small signal frequency response with varying feedback resistance	Gain = 1, $V_{CC} = \pm 5V$ , $R_L = 150k\Omega$	32
Frequency response with varying output voltage swing	Gain = 1, $V_{CC} = \pm 5V$ , $R_L = 150k\Omega$	33
Small signal frequency response with varying feedback resistance	Gain = 2, $V_{CC} = \pm 5V$ , $R_L = 150k\Omega$	34
Small signal frequency response with varying feedback resistance	Gain = 2, $V_{CC} = \pm 5V$ , $R_L = 150k\Omega$	35
Small signal frequency response with varying feedback resistance	Gain = -1, $V_{CC} = \pm 15V$ , $R_L = 150k\Omega$	36
Frequency response with varying output voltage swing	Gain = $-1$ , $V_{CC} = \pm 5V$ , $R_L = 150k\Omega$	37
Small signal frequency response	Gain = 5, V <sub>CC</sub> = ±15V, ±5V	38
Output amplitude	vs Frequency, Gain = 2, V <sub>S</sub> = ±15V	39
Output amplitude	vs Frequency, Gain = 2, V <sub>S</sub> = ±5V	40
Output amplitude	vs Frequency, Gain = $-1$ , $V_S = \pm 15V$	41
Output amplitude	vs Frequency, Gain = −1, V <sub>S</sub> = ±5V	42
Differential phase	vs Number of 150Ω loads	43, 44
Differential gain	vs Number of 150Ω loads	45, 46
1-V step response	vs Time	47, 48
4-V step response	vs Time	49
20-V step response	vs Time	50




#### TYPICAL CHARACTERISTICS


























I<sub>CC</sub> - Supply Current - mA




















































Output Amplitude (Large Signal) - dB




























Output Amplitude - dB



































#### **APPLICATION INFORMATION**

#### THEORY OF OPERATION

The THS403x is a high-speed operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing  $f_T$ s of several GHz. This results in an exceptionally high-performance amplifier that has wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 51.




Figure 51. THS4031 Simplified Schematic



#### NOISE CALCULATIONS AND NOISE FIGURE

Noise can cause errors on very small signals. This is especially true when amplifying small signals. The noise model for the THS403x, shown in Figure 52, includes all of the noise sources as follows:

- $e_n$  = Amplifier internal voltage noise (nV/ $\sqrt{Hz}$ )
- IN+ = Noninverting current noise (pA/√Hz)
- IN— = Inverting current noise (pA/√Hz)
- e<sub>Rx</sub> = Thermal voltage noise associated with each resistor (e<sub>Rx</sub> = 4 kTR<sub>x</sub>)




Figure 52. Noise Model

The total equivalent input noise density (e<sub>ni</sub>) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)\right)^{2} + 4 \, \mathsf{kTR}_{S} + 4 \, \mathsf{kT}\left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$ 

T = Temperature in degrees Kelvin (273 + $^{\circ}$ C)

$$R_F \parallel R_G = Parallel resistance of R_F and R_G$$

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_V)$ .

$$e_{n0} = e_{ni} A_V = e_{ni} \left( 1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case) (2)

As the previous equations show, to keep noise at a minimum, small-value resistors should be used. As the closed-loop gain is increased (by reducing  $R_{\rm G}$ ), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor ( $R_{\rm S}$ ) and the internal amplifier noise voltage ( $e_{\rm n}$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This advantage can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, refer to the application note, *Noise Analysis for High-Speed Op Amps* (SBOA066).


(1)



#### OPTIMIZING FREQUENCY RESPONSE

Internal frequency compensation of the THS403x was selected to provide very wide bandwidth performance and still maintain a very low noise floor. In order to meet these performance requirements, the THS403x must have a minimum gain of 2 (-1). Because everything is referred to the noninverting terminal of an operational amplifier, the noise gain in a G = -1 configuration is the same as a G = 2 configuration.

One of the keys to maintaining a smooth frequency response, and hence, a stable pulse response, is to pay particular attention to the inverting terminal. Any stray capacitance at this node causes peaking in the frequency response (see Figure 53 and Figure 54). Two things can be done to help minimize this effect. The first is to simply remove any ground planes under the inverting terminal of the amplifier, including the trace that connects to this terminal. Additionally, the length of this trace should be minimized. The capacitance at this node causes a lag in the voltage being fed back due to the charging and discharging of the stray capacitance. If this lag becomes too long, the amplifier will not be able to correctly keep the noninverting terminal voltage at the same potential as the inverting terminal's voltage. Peaking and possible oscillations will then occur if this happens.



The second precaution to help maintain a smooth frequency response is to keep the feedback resistor ( $R_f$ ) and the gain resistor ( $R_g$ ) values fairly low. These two resistors are effectively in parallel when looking at the ac small-signal response. But, as can be seen in Figure 26 through Figure 37, a value too low starts to reduce the bandwidth of the amplifier. Table 1 shows some recommended feedback resistors to be used with the THS403x.

Table 1. Recommended Feedback Resistors

GAIN	$R_f$ for $V_{CC} = \pm 15 \text{ V}$ and $\pm 5 \text{ V}$
1	50 Ω
2	300 Ω
-1	360 Ω
5	3.3 kΩ (low stray-c PCB only)



#### **DRIVING A CAPACITIVE LOAD**

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS403x has been internally compensated to maximize its bandwidth and slew-rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the phase margin of the device leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 55. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 55. Driving a Capacitive Load



#### **OFFSET NULLING**

The THS403x has very low input offset voltage for a high speed amplifier. However, if additional correction is required, the designer can make use of an offset nulling function provided on the THS4031. By placing a potentiometer between terminals 1 and 8 of the device and tying the wiper to the negative supply, the input offset can be adjusted. This is shown in Figure 56.




Figure 56. Offset Nulling Schematic

#### **OFFSET VOLTAGE**

The output offset voltage  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 57. Output Offset Voltage Model



#### **GENERAL CONFIGURATIONS**

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifer (see Figure 58).




Figure 58. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple-pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Otherwise, phase shift of the amplifier can occur.




Figure 59. Two-Pole Low-Pass Sallen-Key Filter



#### **CIRCUIT-LAYOUT CONSIDERATIONS**

In order to achieve the levels of high-frequency performance of the THS403x, it is essential that proper printed-circuit board (PCB) high-frequency design techniques be followed. A general set of guidelines is given below. In addition, a THS403x evaluation board is available to use as a guide for layout or for evaluating the device performance.


- Ground planes: It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and output,
  the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling: Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inch between the device power terminals and the ceramic capacitors.
- Sockets: Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance
  in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the
  printed-circuit board is the best implementation.
- Short trace runs/compact part placements: Optimum high-frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components: Using surface-mount passive components is recommended for high-frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

#### GENERAL PowerPAD™ DESIGN CONSIDERATIONS

The THS403x is available in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 60(a) and Figure 60(b)]. This arrangement results in the leadframe being exposed as a thermal pad on the underside of the package [see Figure 60(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the heretofore awkward mechanical methods of heatsinking.



A. The thermal pad is electrically isolated from all terminals in the package.

Figure 60. Views of Thermally-Enhanced DGN Package

28



Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.




Figure 61. PowerPAD™ PCB Etch and Via Pattern

- 1. Prepare the PCB with a top-side etch pattern as shown in Figure 61. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils (0,3302 mm) in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS403xDGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, *do not* use the typical web or spoke via connection methodology. Web connections have a high thermal-resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS403xDGN package should connect to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area, which prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and to all the IC terminals.
- 8. With these preparatory steps in place, the THS403xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

Copyright © 1999–2008, Texas Instruments Incorporated

Submit Documentation Feedback



The actual thermal performance achieved with the THS403xDGN in its PowerPAD<sup>TM</sup> package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches  $\times$  3 inches (7,62 cm  $\times$  7,62 cm), then the expected thermal coefficient,  $\theta_{JA}$ , is about 58.4°C/W. For comparison, the non-PowerPAD<sup>TM</sup> version of the THS403x IC (SOIC) is shown. For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 62 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of THS403x IC (watts)

 $T_{MAX}$  = Absolute maximum operating junction temperature (125°C)

 $T_A$  = Free-ambient air temperature (°C)


 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)

(3)

# MAXIMUM POWER DISSIPATION vs AMBIENT TEMPERATURE



Results are with no air flow and PCB size = 3"3" (7,62 cm x 7,62 cm)

Figure 62. Maximum Power Dissipation vs Free-Air Temperature


More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments technical brief, *PowerPAD<sup>TM</sup> Thermally-Enhanced Package* (SLMA002). This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.

The next thing to be considered is package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multiamplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 63 to Figure 66 shows this effect, along with the quiescent heat, with an ambient air temperature of 50°C. When using  $V_{CC} = \pm 5$  V, heat is generally not a problem, even with SOIC packages. But, when using  $V_{CC} = \pm 15$  V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD<sup>TM</sup> devices are extremely useful for heat dissipation. But, the device should




always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD™. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier package (THS4032), the sum of the RMS output currents and voltages should be used to choose the proper package.

# **MAXIMUM RMS OUTPUT CURRENT** RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS



**MAXIMUM RMS OUTPUT CURRENT** 

#### vs RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS



#### Figure 65.

# MAXIMUM RMS OUTPUT CURRENT RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS




Figure 64.

#### **MAXIMUM RMS OUTPUT CURRENT** vs

#### RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS




Figure 66.



#### **EVALUATION BOARD**

An evaluation board is available for the THS4031 (literature number SLOP203) and THS4032 (literature number SLOP135). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 67. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, refer to the *THS4031 EVM User's Guide* (SLOU038) or the *THS4032 EVM User's Guide* (SLOU039). To order the evaluation board, contact your local TI sales office or distributor.




Figure 67. THS4031 Evaluation Board





## **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision E (June, 2007) to Revision F	Page
•	Deleted bullet point for Stable in Gain of 2 (–1) or greater.	1
•	Editorial changes to paragraph format	28



#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
5962-9959501Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9959501QPA	ACTIVE	CDIP	JG	8	1	TBD	A42 SNPB	N / A for Pkg Type
THS4031CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031CDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031CDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031CDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031CDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031IDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031IDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031IDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031IDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4031MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
THS4031MJG	ACTIVE	CDIP	JG	8	1	TBD	A42 SNPB	N / A for Pkg Type
THS4031MJGB	ACTIVE	CDIP	JG	8	1	TBD	A42 SNPB	N / A for Pkg Type
THS4032CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032CDGN	ACTIVE	MSOP-	DGN	8	80	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM





.com 21-Nov-2008

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
		Power PAD				no Sb/Br)		
THS4032CDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032IDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032IDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032IDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032IDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS4032IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take



## **PACKAGE OPTION ADDENDUM**

21-Nov-2008

reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF THS4031, THS4031M, THS4032:

• Enhanced Product: THS4032-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4031CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.2	3.3	1.6	8.0	12.0	Q1
THS4031CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4031IDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.2	3.3	1.6	8.0	12.0	Q1
THS4031IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4032CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4032IDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.2	3.3	1.6	8.0	12.0	Q1
THS4032IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4031CDGNR	MSOP-PowerPAD	DGN	8	2500	338.1	340.5	21.1
THS4031CDR	SOIC	D	8	2500	346.0	346.0	29.0
THS4031IDGNR	MSOP-PowerPAD	DGN	8	2500	338.1	340.5	21.1
THS4031IDR	SOIC	D	8	2500	346.0	346.0	29.0
THS4032CDR	SOIC	D	8	2500	346.0	346.0	29.0
THS4032IDGNR	MSOP-PowerPAD	DGN	8	2500	338.1	340.5	21.1
THS4032IDR	SOIC	D	8	2500	346.0	346.0	29.0

#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
  - E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.




# THERMAL PAD MECHANICAL DATA DGN (S-PDS0-G8)

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# DGN (R-PDSO-G8) PowerPAD™



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



#### JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated